Performance Analysis of High Speed Inexact Speculative Adder
Main Article Content
Abstract
A high-speed model of the recent Inexact Speculation Adder(ISA) design is presented in this paper. Also a fine grain pipeline and clock gating is included in this architecture to improve its speed and reduce the power consumption respectively. Simulations of the pipelined ISA, pipelined Speculator, PCLA and pipelined Compensator are presented. The pipelined ISA, pipelined Speculator, pipelined CLA and pipelined Compensator incorporated with the power saving techniques of sleep, stack and sleep stack approaches are also presented. HSPICE is used for stimulation and the required parameters such as delay average power, and power delay products are acquired and presented. It is observed that due to the application of the low power techniques of sleep, stack and sleepy stack, the power delay product has been reduced by 80% compared to the carry-look ahead adder (CLA) based design of ISA.
Downloads
Metrics
Article Details
Licensing
TURCOMAT publishes articles under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This licensing allows for any use of the work, provided the original author(s) and source are credited, thereby facilitating the free exchange and use of research for the advancement of knowledge.
Detailed Licensing Terms
Attribution (BY): Users must give appropriate credit, provide a link to the license, and indicate if changes were made. Users may do so in any reasonable manner, but not in any way that suggests the licensor endorses them or their use.
No Additional Restrictions: Users may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.