High-Speed And Area-Efficient 16, 64 -Bit Digital Comparator

Main Article Content

Dr. K. Ilamathi, et. al.

Abstract

An area-efficient N-bit digital comparator with high operating speed and low-power dissipation is presented in this work. The proposed comparator structure consists of two separate modules. The first module is the comparison evaluation module (CEM) and the second module is the final module (FM). Independent from the input operand bit widths, stages present in CEM involve the regular structure of repeated logic cells used for implementing parallel prefix tree structure. The FM validates the final comparison based on results obtained from the CEM. The presence of regular very large-scale integration topology in the proposed structure allows the analytical derivation of the area in terms of total number of transistors present in the design and total delay encountered in input–output flow as the function of input operand bit width. The proposed comparator is designed using 180nm technology in tanner tool and the results are observed. 

Downloads

Download data is not yet available.

Metrics

Metrics Loading ...

Article Details

How to Cite
et. al., D. K. I. . (2021). High-Speed And Area-Efficient 16, 64 -Bit Digital Comparator. Turkish Journal of Computer and Mathematics Education (TURCOMAT), 12(11), 2649–2661. https://doi.org/10.17762/turcomat.v12i11.6286
Section
Research Articles