FPGA Implementation of Proficient 16-Tap FIR Filter Design Using Decision Tree Algorithm

Main Article Content

A Murali et.al

Abstract

Lately, channel is one of the key components in signal handling applications. Among different channels, Finite Impulse Response (FIR) channel is broadly utilized in Digital Signal Processing (DSP) applications for shifting/denoising. For enormous scope coordination (VLSI) execution of fixed-coefficient FIR channels, huge asset used customary multipliers that can be acknowledged by a solitary steady multiplication (SCM) and numerous consistent augmentations (MCM) square utilizing movement and include/take away tasks. For a proficient execution, a variable size apportioning approach is proposed in direct structure channel structure that devours less zone and 11% of decrease in basic way delay, 40% decrease of all out force utilization, 15% decrease of zone delay product(ADP), 52% decrease of vitality delay product(EDP), and 42% decrease of intensity territory product(PAP), on a normal, over the cutting edge techniques. In this paper, a state choice tree calculation is proposed to decrease unpredictability in channel tap cells of variable size apportioning approach. The proposed plot creates a choice tree to perform move and expansion/deduction and aggregation dependent on the consolidated SCM/MCM approach. This plan diminishes the quantity of postpone registers required for tab cells. The proposed snake design will be actualized in Xilinx Zed, Spartan and Virtex devices and Area, power and speed investigation will be performed

Downloads

Download data is not yet available.

Metrics

Metrics Loading ...

Article Details

How to Cite
et.al, A. M. (2021). FPGA Implementation of Proficient 16-Tap FIR Filter Design Using Decision Tree Algorithm . Turkish Journal of Computer and Mathematics Education (TURCOMAT), 12(3), 3064–3075. Retrieved from https://www.turcomat.org/index.php/turkbilmat/article/view/1342
Section
Research Articles