[1]
“DESIGN AND IMPLEMENTATION OF A HIGH SPEED AND AREA EFFICIENT VLSI ARCHITECTURE OF BINARY ADDER”, TURCOMAT, vol. 12, no. 12, pp. 4819–4825, Jan. 2022, doi: 10.17762/turcomat.v12i12.11941.