DESIGN A LOW-LATENCY NOVEL FPGA BASED SIGNED MULTIPLIER FOR COMMUNICATION APPLICATIONS. TURCOMAT 2022, 12 (12), 4812-4818. https://doi.org/10.17762/turcomat.v12i12.11939.