[1]
2022. DESIGN AND IMPLEMENTATION OF A HIGH SPEED AND AREA EFFICIENT VLSI ARCHITECTURE OF BINARY ADDER. Turkish Journal of Computer and Mathematics Education (TURCOMAT). 12, 12 (Jan. 2022), 4819–4825. DOI:https://doi.org/10.17762/turcomat.v12i12.11941.