Performance analyzes of RNS-FIR filter using prefix accumulation based DA arithmetic
Main Article Content
Abstract
This study describes the design of high speed FIR
filter design with low complexity using various types of adders and
multiplication methods. This work also explores the significance
of prefix addition in path delay reduction and it’s accelerating
performance in various DSP applications. The FIR filters consist
of two core functional units such as adder and multiplier. In many
existing FIR filter designs the system performances are
accelerated using various multiplication methodologies and some
optimization techniques. This paper briefly investigates the
necessities of the parallel prefix adder in path delay reductions
and the influence of multiplier less FIR design in overall system
performance. And conclude the performance metrics and trade
off measures between complexity and path delay optimization
level of various types of Prefix adders and multipliers. This work
focuses on both high speed accumulation and multiplication units
for high performance FIR filter design and its performance is
compared with the existing FIR filter design in terms of delay and
hardware utilization rate.
Downloads
Metrics
Article Details
Licensing
TURCOMAT publishes articles under the Creative Commons Attribution 4.0 International License (CC BY 4.0). This licensing allows for any use of the work, provided the original author(s) and source are credited, thereby facilitating the free exchange and use of research for the advancement of knowledge.
Detailed Licensing Terms
Attribution (BY): Users must give appropriate credit, provide a link to the license, and indicate if changes were made. Users may do so in any reasonable manner, but not in any way that suggests the licensor endorses them or their use.
No Additional Restrictions: Users may not apply legal terms or technological measures that legally restrict others from doing anything the license permits.