# Design and Analysis of Synthesizable RTL Verilog For Discrete Fourier Transformation Using FFT

## Apoorva K. S<sup>1</sup>, Nataraj Urs H. D<sup>2</sup>

<sup>1</sup>SchoolofECE, REVAUNIVERSITY, Bangalore
<sup>2</sup> School of ECE, REVA UNIVERSITY, Bangalore
<sup>1</sup>r19mve02@ece.reva.edu.in, <sup>2</sup>natarajurs.hd@reva.edu.in

Article History: Received: 11 January 2021; Revised: 12 February 2021; Accepted: 27 March 2021; Published online: 23 May 2021

ABSTRACT: The use of FFT is very efficient in the field of digital signal processing and communication. It is one of the finest operations in the area of digital signal processing. Verilog implementation of floating point FFT with reduced generation logic is the proposed architecture, where the two inputs and outputs of any butterfly can be exchanged all data and addresses in FFT dispensation can be reordered. The Discrete Fourier Transform (DFT) can be implemented very fast using Fast Fourier Transform (FFT) It as the most important numerical algorithm of our lifetime. The Decimation- In-Time radix-2 FFT using butterfly structure has been designed with optimized area and power. The butterfly operation is faster. The outputs of the shorter transforms are reused to compute many outputs thus, the all-computational cost becomes less. The 8-bit input FFT is synthesized using Verilog. The simulation result and the implementation details such as design summary, RTL schematic and others can be noticed. This paper reports the area, delay and power analysis of 8-point FFT by developing a Verilog model in cadence tool kit. The implementation of fast algorithm for the DFT for evaluating their performance. The performance of this algorithm by implementing them on the cadence virtuoso digital design by developing our own FFT processor architecture.

Keywords: Hybrid Full Adder, fault tolerance, Self -Repairing Full Adder, multiplier.

#### 1. Introduction

The fast Fourier transform (FFT) is a highly efficient method for computing the discrete Fourier transform (DFT) coefficients of a finite sequence of complex data. Fast Fourier Transform (FFT) is one of the most efficient to implement DFT. Reduced computational complexity and low latency are two driving factors for implementing DFT using FFT. Other FFT architectures that have been developed are based on radix -2, radix -4, hybrid, split radix.

Cooley and Tucky algorithm developed a very efficient algorithm to implement the discrete Fourier transform of a signal. This algorithm is called the Fast Fourier Transform (FFT). This FFT algorithm is very efficient in terms of computations of DFT. By using these algorithm, number of arithmetic operations involved in the computation of DFT is greatly reduced. According to the definition of DFT,

In addition to its wide use, properties of the FFT make it particularly attractive for hardware acceleration. Divide-and-conquer algorithms describe how large FFTs can be calculated using compositions of many smaller FFTs. These algorithms introduce the requirement of the composing FFT size factors the large FFT size. Although, applications tend to pick FFT sizes with this constraint in mind and thus restrict the FFT to numbers composed of small roots such as 2, 3, and 5. For analysis, smaller FFTs with undesirable factorizations can generally be approximated by using a larger FFT composed of a more desirable factorization. Thus, a general-purpose processor with an attached fixed-size FFT accelerator can still make good use of the accelerator, even if the initially desired application FFT is of different size than the accelerator.

$$X(k) = \sum_{n=0}^{N-1} x(n) e^{-j2\pi k/N}$$
  
k = 0,1,2,3.....N-1  
$$x(n) = \frac{1}{N} \sum_{k=0}^{N-1} X(k) e^{j2\pi nk/N}$$
  
n = 0,1,2,3.....N-1

#### 2. Literature review

Akarshika Singhal, Anjana Goen and Tanu Trushna Mohapatrara proposed a method of Implementing of different schemes of FFT algorithms and applications received much attention in literature [1]. They developed a

model and hardware description of different schemes of FFT approaches including Cooley Tukey, Good-Thomas, Radix-2 and Rader methods by Verilog HDL and realization of them on Xilinx FPGA chip. Then the performance of different algorithms is compared for critical path time and chip area utilization. The accuracy in obtained results has been increased with the efficient coding in Verilog. The accuracy results depend upon the equations obtained from the butterfly diagram and then on the correct drawing of scheduling diagrams based on these equations.

Anup Tiwari, Samir Kumar PandeY [3] proposed a method of Implementation of Fast Fourier Transform Using Verilog HDL As the Fast Fourier Transform (FFT) is simply a professional technique to compute the Discrete Fourier Transform (DFT). Whilst memory based FFT processors need less hardware resource but require operating at higher clock frequency and with to meet the throughput. To achieve FFT calculation with a many point maximum number of samples the MACs requirement could not be matched by efficient hardware's like DSP. In this way, a fine solution is to use dedicated equipment processor to perform efficient FFT working out at high sample rate, while the DSP could perform the less concentrated parts of the processing. Verilog implementation of FFT with reduced generation logic is the proposed architecture, where the two inputs and outputs of any butterfly can be exchanged hence all addresses and data in FFT dispensation can be reordered. In this, A Verilog implementation of floating point FFT has been generated with reduced addressing logic using single precision floating point number IEEE 754 standard and improved the throughput of the system with respect to the speed in terms of high clock frequency. The proposed FFT algorithm is synthesized using vertex 6 as a target device. Synthesis is performed with Xilinx version 13. The synthesis results for a 16-point FFT with 64- bit complex number inputs show a maximum clock frequency of 463.6MHz compared to existing method.

#### 3. Methodology



Fig 1: flowchart for the proposed concept

### 4. Proposed methodology

Functional Block Diagram of the Radix-2 8-point FFT the proposed system, which has a functional diagram as shown in figure 2, has divided into three stages- Input Stage, output Stage, and compute Stage. In Input Stage, eight samples are read form the Analog to Digital Converter (ADC) and are stored in 8\*64-bit Input Buffer, which takes eight clock cycles. Compute stage performs the computation of FFT out of eight input samples and generates eight frequency samples in eight clock cycles. Compute stage has three blocks- x-Buffer to hold eight input samples from the input buffer, in FFT Core that computes the FFT, and temporary buffer that holds the intermediate results. Finally, Output Stage presents the output in the compute stage and the results are finally sent to the output port from the temp-buffer in output stage. each of the stage requires one clock-cycle to operate, it is straightforward that the core takes eight clock cycles to compute FFT and present the output frequency samples in the output ports.



Fig 2: Proposed architecture of the radix-2 8-point FFT

### 5.1. Implementation method of Butterfly Network

The computation of the FFT is done by implementing the method of Butterfly signal in an efficient way. Whereas the direct implementation of the butterfly arrangement requires twelve subtracters, adders and multipliers, the FFT core uses four adders, subtracters and multipliers in order to conserve resources without sacrificing the performance of the signal. Had all twelve adders, multipliers, and subtracters been used then the output frequency samples would have been computed in one clock cycle since the entire design will be a single combinational circuit, the output is generated as soon as new input is available i.e., in one clock cycle.



Fig 3: Illustration of an adder reused in various sub-stages of Compute Stage using 4- to-1 multiplexer

The input stage takes eight clock cycles independent of the architecture, since it will always take eight clock cycles to fetch eight input samples from ADC. Thus, in order to complete the computation of FFT before the next set of input samples are available from ADC, Compute Stage has at most seven clock cycles to compute the FFT and Output Stage has one clock cycle to host output samples in the output ports without introducing extra cycle consumption in the overall instruction cycle of the core. For this, the Compute Stage has been mathematically divided into three sub-stages each sub-stage requiring four adders, four subtracters and four multipliers as shown in figure. Here, for each of the three sub-stages of Compute Stage i.e., Compute Stage I, Compute Stage II, and Compute Stage III; the four adders, four subtracters, and four multipliers are reused by using the computational architecture as shown in fig 3 with the help of 4-to-1 multiplexers whose one input line is not used.

## 5.2. Verilog Design of the FFT Core

The Verilog module named fft8point whose block diagram is as shown in figure 4. The eight input samples are taken into the core using the input ports Px0 to Px7 each of which is 14-bit wide.



fig 4: Verilog module of the FFT core

The core then evaluates the FFT of the eight-time domain samples thus generating eight frequency samples. These frequency samples are presented in the eight output ports X0 to X7 each of which is 64-bit wide where the upper 32-bits is the real part and the lower 32-bits is the imaginary part of the output frequency samples.

## 5. Fft processor implementation

The algorithm used in the Verilog implementation was FFT radix-2 with decimation in time. The decimation in time means that before computing the transform the samples must be stored following the bit reversed order and read sequentially, otherwise the samples are read in the bit reversed order, this is defined in the DFT decomposition that will result in the FFT algorithm. Radix-2 means that the DFT will be decomposed in two parallel equations to make-up the FFT algorithm, using this decomposition the whole basic mathematical operations that will result in the transform are done using two samples at a time.

The FFT processor treats the data as fixed point. The number of bits reserved to the integer and decimal parts are input parameters of the FFT processor. To use this data representation the FFT processor uses the fixed point VHDL package which includes facilities for working with fixed point, such mathematical operations and fixed-point conversion routines. The number of points to the FFT can be either parametrized before compilation, but it must be a power of two less than 512. This limitation exists because it is necessary to store the complex exponentials values in the butterfly code. Currently are stored the complex exponentials values for 512 point and these numbers can be used to lower transforms. To describe the algorithm in VHDL has been adopted the internal organization of the FFT processor components shown in Fig. 5. The following subsections provides a brief description of the input-journals and internal blocks of Fig.



Fig 5: The internal organization of the FFT processor.

## 6.1. Software Implementation

The Cadence tool kit consist of several programs for different applications such as schematic drawing, layout, verification, and simulation. The technology used to build the circuit is gpdk 45 nano meter technology. These applications can be used on various computer platforms. This makes it possible to switch between different applications without having to convert the data base. The Cadence Virtuoso System Design Platform is a holistic, system-based solution that provides the functionality to drive simulation and LVS-clean layout of ICs and packages from a single schematic. There are two key flows: implementation and analysis. The implementation flow is used to create an IC package schematic in Virtuoso Schematic Editor and then transfer the schematic data to Cadence Sip Layout to layout the physical design.Virtuoso Specter simulator provides fast, accurate SPICE-level simulation for tough analog and mixed-signal circuits. It is tightly integrated with the Virtuoso custom design platform and provides detailed transistor-level analysis in multiple domains. Superior architecture allows for low memory consumption and high-capacity analysis.

Cadence for Digital IC Designthree types:

- Front-End
- Back-End
- Digital Design Flow
- Front-End

Compile and Simulate: Use of NC-Verilog and Division to analyze, compile and simulate an example up-down counter

Synthesis: Convert the Verilog code into gate-level netlist using Cadence's Encounter<sup>™</sup> RTL Compiler Power estimation: TCF file generation and early power estimation of the design using SimVision and RTL

Compiler.

Back-End

Physical Implementation: Floor planning to place and route of a test circuit using Cadence's Encounter Digital Implementation.

**Digital Design Flow** 

Methodology for successful front-end design to back-end implementation of the chip at System on Chip (SoC) level. This involves using different tools from Synopsys and Cadence.

#### 6. Verilog implementation of 8-point fft

The basic signal flow diagram for 8-point DIT based FFT is shown below. In this case, input data samples are out of order but the output samples are in order. The different twiddle factors are also mentioned in that diagram.



Fig 6: Signal Flow Diagram for 8-Point DIT Based FFT

The FFT processor to be designed should have a smaller number of input and outputs. The processor will have a clk pin, a reset pin and start pin as inputs. A pulse at the start pin will start the transform operation. The processor has two output vectors, one for real and one for imaginary part. The FFT processor is shown in Fig 6.The main aim of this paper is to implement a full adder utilizing a butterfly design. The architecture of the full adder is built using two half adders. In the context of fast Fourier transform algorithms, a butterfly is a part of the computation that combines the results of smaller discrete Fourier transforms (DFTs) into a larger DFT. The name "butterfly" comes from the shape of the data-flow diagram in the radix-2 case and there by obtaining the simulation result using the cadence tool. The following steps are to be considered to build a full adder using butterfly design.

#### 7.1 Implementation of A Half Adder

A half adder is a type of adder, an electronic circuit that performs the addition of numbers. The half adder is able to add two single binary digits and provide the output plus a carry value. It has two inputs, called A and B, and two outputs S (sum) and C (carry).2 Half Adders and a OR gate is required to implement a Full Adder. With this logic circuit, two bits can be added together, taking a carry from the next lower order of magnitude, and sending a carry to the next higher order of magnitude. The adder works by combining the operations of basic logic gates, with the simplest form using only a XOR and an AND gate. This can also be converted into a circuit that only has AND, OR and NOT gates.





A half adder is used for adding together the two least significant digits in a binary, The four possible combinations of two binary digits A and B are shown in Figure7. The sum of the two digits is given for each of these combinations, and it will be noticed for the case A = 1 and = 1 that the sum is (10)2 where the 1 generated is the carry to the next stage of the addition. In the sum shown in Figure 12.1(a), a carry is generated in the least significant column and is then added in at the second stage where a further carry is generated. The carry has rippled through two stages of the addition.

## 7.2. Implementation of Full Adder

The full adder adds to input bits A and B plus a carry input bit and produces the sum and carry output bits as output. In classical control electronics the full adder has therefore three inputs and four outputs. There are various methods for implementing Full Adder which includes using only gate like AND, OR and NOT, moreover, full adder can also be implemented by using butterfly unit of multiplexer, adder and subtractor further using two Half adders. This is the basic model of the adder design to design different topologies. In the case of the radix-2 Cooley–Tukey algorithm, the butterfly is simply a DFT of size-2 that takes two inputs (P, Q) and gives two outputs ( $P^{\wedge\circ}, Q^{\wedge\circ}$ ).

Fig 8: Full Adder Block Diagram

## 7.3.Implementation of butterfly diagram



To implement the computation of butterfly with C54x instructions we have considered equations. If letting Y(k)=P,  $X(k)=P^{\circ}$  and  $X(k+N/2)=Q^{\circ}$  these two equations are,

 $P^{\circ}=P+W_N^k Q$  $Q^{\circ}=P-W_N^k Q$ 



Fig 9: Radix 2 Butterfly Diagram

Since sequences P and Q and twiddle coefficient W are complex, we can divide these butterfly computations into two parts (real and imaginary). In practical computation, data of each part is stored in memory buffer. This is called in-place operation.

## 7. Result and design performance

Applications Places V	/aveform 3 - S	imVision						🙆 🚫 Wed 12:34	± 40 0
				Wavefre	m 3 - SimVision			<u> </u>	
				marcro	in o ointradi			-	
Ele Est Elev Balore Forg	at Singlation	∭indows <u>H</u> eip							cadence
18 8 🗟 🖓 🔿 🕅	0 6 X (	🕽 🗟 🔃 🕅 - 🛛 🎰	👳 📕•				🦉 - 🚽	🕨 🔤 🔊 🛞 🦉 🖉 🖉 📲	💷 📰 🔜
Search Namas Signal +	三的神	Search Times: Value	e= 📰 🕄	. Q					
Runes = 60,432,421,i ■ re	• 👧 • 😓 !	🕹 🖄 🔯 💷 🖾	김 양 대 🔌 📭	<b>00</b> ,42,0	10,00 <b>5h</b> u - D			Time: 🗺 (60,432,418,245rs 🖃 🔵	1000
N 🕘 🛃 🖞 taneine 🕶 0									
🐘 🚰 0sc - Eastins ++ 60,432,420;	Mēns							TimeA = 50,432,43	20,245(0ms
ala Nane O	- Cursor O-		50 432 418 510ns		50,432,419,000ns		61,432,419,500rs	50,437,42	0,010ns
	1					TUUU			-
E-E ciper	12.55	31							
	16.7	, 15v							
n n n n n n n n n n n n n n n n n n n	1. 120	(1)							
	1. 200								
Rt.									
			117 200 200 000						1
		N. C.	12020200000			arvector	45.000,000,000		tiants selarias
			8m		=		#2		
root@ru-ece-211a-024:~	. 🧐 🐻 ja 😸	nt dit fft verlog code	陆 Design Browser 1	- 5 mVision	Console - SimVision		Schematic Tracer 4 - Simi	/ 😹 Waveform 3 - 5 mVision	1/4

Fig 10: Simulation Result

File Site Wee Sanch Temmal Hilp     Naming : Security Lings privates have been detected in this design. [T2H-11]     : Use report Lings -Lings for some information.     Concreted on: Fee 08 220 12/11/17 pm     Model:   dit_ffr_8     Generation concerns the some mean detected in this design. [T2H-11]     Model:   dit_ffr_8     Generation concerns the some mean detected in this design. [T2H-13]     Model:   dit_ffr_8     Generation concerns the some mean detected in this design. [T2H-29:817_1]     Model:   dit_ffr_8     Generation concerns the some mean detected in this design. [T2H-29:817_1]     Model:   dit_ffr_8     Model:   this design detected the some detected in this design. [T2H-29:817_1]     Model:   dit_ffr_8     Model:   this design detected the some detected in this design. [T2H-29:817_1]     Model:   this design detected the some detected in this design. [T2H-29:817_1]     Model:   this design detected the some detected in this design. [T2H-29:817_1]     Model:   this design detected the some detected in this design. [T2H-29:81]     Bendi:   this design detected the some detected in this design. [T2H-29:81]     Bendi:   this design detected the some detected in this desinged. [T2H-29:81]						root@i	u-ece-211	a-024:-			- 1	
Warning : Possible Liming problems have been detected in this design. [TN-11] : The design is Git fft P. : We report IEEE 2000 (1990)	File Edit View Search 1	erminal Help										
deterrated by:     Generated or:     FG 00 2221 12:11:17 pm       Module:     oft.fft.g     Generated or:     FG 00 2221 12:11:17 pm       Module:     oft.fft.g     Sixtendt_free!     FG 00 221 12:11:11:17 pm       Module:     oft.fft.g     Sixtendt_free!     FG 00 221 12:11:11:17 pm       Module:     oft.fft.g     Sixtendt_free!     FG 00 221 12:11:11:17 pm       Area roots:     Liking Likney     FG 00 221 12:11:11:17 pm     FG 00 221 12:11:11:17 pm       Area roots:     Liking Likney     FG 00 221 12:11:11:17 pm     FG 00 221 12:11:11:17 pm       Fasting Point (H) scl21     FG 00 11:10 12:11:11:11:11:11:11:11:11:11:11:11:11:1	Warning : Possible tim : The design i : Use 'report	ing problems h s 'dit_fft_B'. timing -lint'	ave been det for more int	ected in t formation.	his des:	ign. (1	IM-11]					
Path 1: UKCHNSTRATHED Setup Check with Pin yr_reg[0]/CK->D Startpaint: (R) set[2] Erdpaint: (R) - S5 Data Path: - 370 Fixing Point Flags Arc Edge Cell Fonost Loss Trans Delay Arival Instance (ff (ps) (ps) (ps) (ps) Lesitan (ff (ps) (ps) (ps) Lesitan (ff (ps) (ps) (ps) (ps) (ps) (ps) (ps) (ps)	Generated by: Generated on: Module: Operating conditions Wireload wode: Area mode:	Genus(TM) Feb 03 282 dit_fft_8 : slow (bala enclosed timing lib	Synthesis So 1 12:11:17 inced_treeJ inary	pution 17.	22-5817	1						
Setup:- 55 Data Wein:- 370 Ø- Ø- Ø- Ø- Set[2] R (arrival) 5 5.6 6 0 0 () (57) (ps) (ps) (ps) (so) (53/7) - A - V F [NVDL 6 5.7 97 5 38 (-, -) (53/7) - A - V F NND27 2 2.3 11 118 332 (-, -) (53/7) - B - V F NND27 2 2.3 11 118 332 (-, -) (53/7) - B - V F NND27 2 2.3 11 118 332 (-, -) (53/7) - B - V F NND27 2 2.3 11 118 332 (-, -) (53/7) - B - V F NND27 2 2.3 11 118 332 (-, -) (53/7) - B - V F NND27 2 2.3 11 118 332 (-, -) (53/7) - B - V F NND27 2 2.3 11 118 332 (-, -) (53/7) - B - V F NND27 2 2.3 11 118 332 (-, -) (53/7) - B - V F NND27 2 2.3 11 118 332 (-, -) (-)	Path 1: UNCONSTRAINED Startpoint: (R) s Endpoint: (R) y	Setup Check wi el[2] r. ren[81/D	th Pin yr_re	ig[B]/CK-≫D								
(fF)     (ps)     (ps) <th< th=""><th>Clock: IR) -</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<>	Clock: IR) -											
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Clock: (R) - Setup:- Data Path:- # Timing Point Flags	55 376 Arc Edae	Cell	anguit Load	Trans	belav J	rrival	Instance				
_ýr_reg[8]/0 R OPFQX. 1 - 0 370 () bpenus:reot: 8× ]	Clock: (R) - Setup:- Data Path:- P Timing Point Flags	55 370 Arc Edge	Cell F	anout Load (fF)	Trans ( (ps)	Delay A	rrival 1 (ps) 1	Instance				
@genus:root: @>	Clock: IR) - Setup:- Data Path:- # # # # # # # # # # # # #	55 376 - R A->Y F A->Y F B->Y F B->Y F B0->Y R	Cell F (arrival) INVXL 082XL ANDXX1 06121XL	anout Load (fF) 5 5.6 6 6.7 2 2.4 2 2.3 1 1.1	Trans ( (ps) 6 97 76 51 93	0elay / (ps) 0 155 118 38	0 58 213 332 370	(-,-) (-,-) (-,-) (-,-) (-,-)				
	Clock: IR) - Setup:- Data Fath:- e Timing Point Flags e- set[2] - g352/Y - g372/Y -	55 370 Arc Edge R A->Y F A->Y F B->Y F B0->Y R R	Cell F (arrival) INVXL OR2XL ANDZX1 OAI2IXL DFFQXL	anout Load (fF) 5 5.6 6 6 6.7 2 2.4 2 2.3 1 1.1 1 -	Trans ( (ps) 97 96 51 93 -	0elay A (ps) 58 155 118 38 0	rrival 1 [ps] 1 9 58 213 332 370 370 370	instance .ocation (-,-) (-,-) (-,-) (-,-) (-,-) (-,-)				

Fig 11: Power analysis

@genus:root: 9> report power

Generated by:	Genus(TM) Synthesis Solution 17.22-s017 1
Generated on:	Feb 03 2021 12:11:43 pm
Module:	dit fft 8
Operating conditions:	slow (balanced tree)
Wireload mode:	enclosed
Area mode:	timing library

		Leakage	Dynamic	Total
Instance	Cells P	ower(nW)	Power(nW)	Power(nW)
dit_fft_8	31	623.776	19586.683	20210.459

@genus:root: 10>

Fig 12: Delay analysis

The Edit When Search Terminal Help Generated by: Genus(TH) Synthesis Solution 17.22-s017.1 Generated on: Feb B3 2021 12:18 pa Hodule: Feb B3 2021 12:18 pa Soperating conditions: slow (balanced tree) Wireload mode: enclosed Area mode: traing Ultrary MD2X1 1 3.528 slow normal MD2X1 1 3.528 slow normal MD2X1 1 3.528 slow normal MD2X1 1 3.528 slow normal MD2X1 1 47.470 slow normal MD2X1 1 47.470 slow normal MD2X1 1 47.470 slow normal MD2X1 1 4.274 slow normal MD2X2 7 19.777 slow normal MD2X2 7 19.777 slow normal MD2X1 2 7.856 slow normal MD2X1 2 7.856 slow normal MD2X2 2 7.856 slow normal MD2					root@ru-ece-211a-024:~
Generated by:     Genus THI Synthesis Solution 17.22-6017_1       Remerated or.     Feb 80, 2021_12:12:80 pm       Module:     dit ff.8       Operating conditions:     solutions:       Area node:     enclased       Area node:     timing Library       MD2X1     1       1     3.528       BOXX1     1       1     14.7470       Slow normal       FF0XL     2       44.453     Slow normal       MX2L     2       Area node:     ison normal       MXXL     2       MX2L     1.234       MX2L     1.2424       100 normal       MX2L     1.2424       1111     4.234       1111     1.2424       1111     1.2424       1111     1.2424       1111     1.2424       1111     1.2424       1111     1.2424       1111     1.2424       1111     1.2424       1111     1.2424       1	File Edit	View Search	Terminal	felp	
Generated on:     Feb B3 2021     212:2:88 ps       Operating conditions:     slow (balanced tree)       Mirikadar dock:     enclosed       Area mode:     tining Library       Got Instances Area     Library       Got Instances Area     Library       Got Instances Area     Library       MIX1     3.528       MX201     1       TFDL     3       MX201     1       MX201	Generat	ted by:	Genu	s(TM) Synthesis Soluti	n 17.22-s017 1
Module:     dit_ff_8       Operating conditions:     sku/balanced tree!       Mirelaad mode:     enclased       Area mode:     timing Library       Gote Instances Area Library       DZXI     1       700L     11       11     147.470       Stor formal       F70L     1       11     147.470       Stor formal       F70L     1       102X1     1       24.473     Stor_normal       F70L     1       10.737     Stor_normal       T21LL     1       10.584     Stor_normal       T21L1     1       10.584     Stor_normal       T21L1     1       21.22     1.0584       21.23     1.0584       T22L1     1       31     245.549       Type     Instances       Type     14       31     245.549       Tail     31       245.549     18.0       Tail<	General	ted on:	Feb	83 2021 12:12:88 pm	
Operating conditions:     slow (balanced tree)       Miricalar dock:     enclassd       Area mode:     tining Library       Solat Instances Area     Library       MDXI     1     3.528     slow pormal       FF0XL     1     3.4749     slow pormal       FF0XL     1     1.4740     slow pormal       MXXL     2     4.234     slow pormal       MXZL     2     2.245     slow pormal       MXZL     2     4.234     slow pormal       MXZLL     1     4.234     slow pormal       MXZLL     1     4.234     slow pormal       MXZLL     2     7.896     slow pormal       MXZLL     2     7.896     slow pormal       MXZLL     2     7.896     slow pormal       MXZLL     1     4.234     slow pormal       MXZLL     1     4.234     slow pormal       MXZLL     2     7.895     slow pormal       MXZLL     2     7.895     slow pormal	Module		dit	fft_8	
Mirelead noos:     enclused       Arran node:     timing library       Gate Instances Area Library       MD2X1     1     3.528     slow normal       F700L     1     147.470     slow normal       F700L     1     147.470     slow normal       MXII     2     4.244     slow normal       MXII     2     4.244     slow normal       MXIIL     2     4.244     slow normal       MXIIL     2     4.244     slow normal       MIZIL     1     4.244     slow normal       MIZIL     1     4.244     slow normal       MIZIL     2     7.895     slow normal       MIZIL     2     7.895     slow normal       MIZIL     2     7.895     slow normal       MIZIL     3     245.549     merter       Type     Instances     Area 5       mysical_rells     0     0.600     8.0       mysical_rells     0     205.549     180.0	Operat:	ing conditio	ons: slow	(balanced_tree)	
Area mode:     Library       Gatz     Instances     Area       Library     1     3.528     slaw portal       FF00L     1     14.7470     slaw portal       FF01L     1     14.7470     slaw portal       M02XI     1     14.7470     slaw portal       FF01L     3.44.953     slaw portal       M02XI     2     4.234     slaw portal       M2XIL     1     4.234     slaw portal       M2XIL     2     7.856     slaw portal       M2XIL     2     7.856     slaw portal       M2XIL     2     7.856     slaw portal       morter     2     4.234     1.7       gicc     15     45.352     28.1       morter     2     4.232     21.1 <td>Mirelos</td> <td>ad mode:</td> <td>enci</td> <td>osed</td> <td></td>	Mirelos	ad mode:	enci	osed	
Gate     Instances     Area     Library       AD2X1     1     3.528     slow_normal       PF00L     1     147.470     slow_normal       MUX1     2     4.231     slow_normal       MUX1     2     4.231     slow_normal       MUX1     2     4.231     slow_normal       MUX1     2     4.234     slow_normal       MUX1     1     4.234     slow_normal       MIX11     1     5.584     slow_normal       MIX11     1     4.234     slow_normal       MIX211     1     4.244     slow_normal       MIX211     2     7.865     slow_normal       MIX211     3.1     245.549     mormal       Type     Instances     Area %     mormal       morter     2     4.232     78.2       werter     2     4.242     1.7       morter     2     2.85.59     10.0       meruter     2     3.245.549     10.0	Area no	oge:	110	ng tiorary	
Gate     Instances     Area     Library       MD2X1     1     3.528     slow normal       FF00L     11     147.470     slow normal       FF00L     11     147.470     slow normal       MD2X1     1     24.224     slow normal       MVAL     2     4.224     slow normal       M2Z1L     1     4.234     slow normal       M2I1LL     1     4.234     slow normal       M2ILL     2     7.856     slow normal       M2ILL     1     4.234     slow normal       M2ILL     1     4.234     slow normal       M2ILL     1     4.234     slow normal       maximum     31     245.549     17       motrer     2     4.232     2.1       mysical_cells     0     0.386     6.0					
Gott     Instances     Area     Library       DD2X1     1     3.528     slow_normal       DD2X1     1     3.528     slow_normal       DD2X1     1     47.470     slow_normal       DFTDAL     3     44.453     slow_normal       DFTDAL     4.234     slow_normal       DFTDAL     7     3.573     slow_normal       DFTDAL     7     3.573     slow_normal       DFTDAL     7     3.573     slow_normal       DFTDAL     10.584     slow_normal       DFTDAL     10.584     slow_normal       DFTDAL     10.584     slow_normal       DFTDAL     10.584     slow_normal       DFTDAL     2.7.896     slow_normal       DFTDAL     2.4.549     slow_normal       DFTDAL     2.4.234     slow_normal       DFTDAL     14.191.922     70.2       Type     Instances     Area 5       DFTDAL     14.267.549     180.0       DFTDAL     12.267.549     180.0					
MD2XI 1 3.528 slaw_normal   FPOL 1 147.470 slaw_normal   FPOL 44.453 slaw_normal   MXIL 2 4.244 slaw_normal   MXIL 2 4.244 slaw_normal   MXIL 2 4.244 slaw_normal   MXIL 2 4.244 slaw_normal   M2ZLT 1 4.244 slaw_normal   M2ILL 1 4.244 slaw_normal   M2ZL 2 7.865 slaw_normal   M2ZL 2 7.865 slaw_normal   M2ZL 2 7.865 slaw_normal   M2L 2 7.865 slaw_normal   M2L 2 7.865 slaw_normal   M2L 2 7.865 slaw_normal   M2L 1 4.191.923 78.2   Werter 2 4.234 1.7   Market_cristla 0 0.688 6.0   Market_cristla 0 0.688 6.0   Market_cristla 31.245.549 180.0	Gate	Instances	Агеа	Library	
FPOL 11 147.470 slog normal   FPOL 14.453 slog normal   WXL 2 4.234 slog normal   WXL 2 4.234 slog normal   MXZL 19.757 slog normal   M2ZL 1 4.234 slog normal   M2ILU 2 7.856 slog normal   M2ZL 2 7.856 slog normal   Type Instances Area Area %   requential 14 191.922 78.2   requential 14 181.0	ND2X1	1	3.528	slow normal	
FTTRUL 3 44, 433 slow normal   WOL 2 42.244 slow normal   MD22L 7 19, 797 slow normal   MD22L 1 4.234 slow normal   AT212L 1 4.234 slow normal   AT212L 10.564 slow normal   AT22L 2 7.856 slow normal   B2L 2 7.856 slow normal   equential 14 191.922 78.2   represential 14 12.425.549 180.0	FFOXL	11	147.470	slow normal	
WXI.     2     4.224     slow normal       M2ZL.     7     19.737     slow normal       AZ2113.     1     4.234     slow normal       AZ213.     10.544     slow normal       AZ22.     7.856     slow normal       AZ21.     4.234     slow normal       AZ23.     7.856     slow normal       Type     Instances     Area %       requential     31     245.549       Type     Instances     Area %       requential     34     191.922       requential     31     245.549	FFTRXL	3	44.453	slow normal	
AMD22L 7 19.797 slow normal   AMD23L 4.234 slow normal   AT21XL 3 10.514 slow normal   AT21XL 4.234 slow normal   AT21XL 4.234 slow normal   B2XL 7.896 slow normal   example 7.892 78.2   example 12.493.92 28.1   bysical_cell 0 0.898 8.0   example 312.245.549 188.0	NVXI.	2	4.234	slow normal	
AIIIL 1 4.234 slow normal AIII 3 10.504 slow normal AIII 4.234 slow normal AIII 4.234 slow normal AIII 4.234 slow normal Type Instances Area Area 5 equential 34 191.922 70.2 nverter 2 4.234 1.7 nysical cells 0 0.686 8.0 tal 31 245.549 180.0	ANDZXL	7	19.757	slow_normal	
AT21XL 3 10.5H4 slow_normal AT22XL 1 4.224 slow_normal EXXL 2 7.856 slow_normal etal 31 245.549 Type Instances Area % equential 14 191.923 78.2 worter 2 4.234 1.7 optic 15 49.393 28.1 hysial.ctl. 0 0.088 8.0 etal 31 245.549 188.0	AI211XL	1	4.234	slow_normal	
ALZZAL 1 4.734 slow_normal   ALZZ 7.856 slow_normal   Type Instances Area %   requential 34 191.922 78.2   worter 2 4.234 1.7   opic 15 45.322 28.1   hysical_cells 0 0.888 8.0	AI21XL	3	10.584	slow_normal	
Type     Instances     Area     Area       Type     Instances     Area     Area       requential     14     191.922     70.2       morter     2     4.234     1.7       ogic     15     45.352     20.1       hysical_cells     0     0.888     0.0	ALZZXL	1	4.234	slow_normal	
atal     31     245.549       Type     Instances     Area 5       equential     14.191.922     70.2       horter     2     42.3     1.7       opic     15     49.392     20.1       hysical_cells     0     0.680     0.0       tal     31     245.549     100.0	R2AL	ź	7.856	stow_normat	
Type     Instances     Area     Area     N       equential     14     191.922     70.2     No.2       neuter     2     4.234     1.7     No.2     No.2       opic     15     45.352     20.1     No.2     No.2       tail     0     0.888     0.0     No.2     No.2     No.2	otal	31	245.549		
Type     Instances     Area					
Type     Instances     Area     Area     N       equential     14     191.922     70.2     ready     rea<					
Type     Instances     Area     Area     A       requential     14     191.923     70.2     70.2       worter     2     47.33     1.7     70.2       opic     15     49.392     20.1     70.2       trial     0     0.808     8.0     0       tal     31245.549     180.0     0     0					
equential 14 191.923 78.2 www.rter 2 4.234 1.7 kysical_cells 0.688 8.0 tel 31 245.549 198.0 tel 31 245.549 198.0	тур	e Insta	ances Are	a Arean	
open 1 1 1 2 4.23 1.7 opic 15 49.392 20.1 systal rel 0 0.088 0.0 otal 31 245.549 180.0	ecuentii	•1	14 101 0	33 70 3	
opic 15 49.392 28.1 hysical_cells 0 0.088 8.0 stal 31 245.549 108.0	equences	91	7 4 7	34 1 7	
hysical_cells 0 0.080 8.0 ttal 31 245.549 100.0	onic		15 49.3	92 28.1	
otal 31 245.549 108.0	hysical	cells	0 0.6	86 8.0	
otal 31 245.549 188.0					
accurrent, 11	otal		31 245.5	49 188.0	
	and the second second				
	reeti®	ru-ece-211a-024	~	💧 18-point dit fft verlag code -	MoalL.
anatolia ana 211 a 024 🚯 'a anat di fit ana haranda. Maril	LCOD'N	ru-ece-2118-024	N	Is-bour ar un neurol cone -	P10281.1

Fig 13: Area analysis

#### 8. Conclusion

This paper presents 8-point FFT processor with a new architecture, which indeed has best possible performance with the optimization in resource consumption. The whole design is implemented in Verilog through cadence virtuoso tool and the functional verification is done by using SimVision simulator. Two circuits i.e., half adder and full adder thoroughly analyses the area, power and delay for the results. It was observed that, in cadence, results are based on probabilities for all the possible input combination at one go. Due to this there as an enormous reduction in the power, area and delay.

#### References

- 1. Akarshika Singhal, Anjana Goen and Tanu Trushna Mohapatrara "Design and Implementation of Fast Fourier Transform (FFT) using VHDL Code" Department of Electronics and Communication, Rustamji Institute of Technology (august 2017).
- 2. S. Correa, Lilian C. Freitas, Aldebaro Klautau and Joao Crisostomo Costa "VHDL Implementation of a Flexible and Synthesizable FFT Processor", LEA/LASSE, Federal University of Para UFPA.
- 3. Anup Tiwari, Samir Kumar PandeY "Implementation of Fast Fourier Transform Using Verilog HDL".
- 4. Mateus Beck Fonseca, João B. Martins and Eduardo Costa. "Design of pipelined butterflies from Radix-2 FFT with Decimation in Time algorithm using efficient adder compressor"
- K. Sobaihi, A. Hammoudeh, D. Scammell: FPGA Implementation of OFDM Transceiver for a 60GHzWireless Mobile Radio System International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp.185-189, 2010.
- STOCHASTIC MODEL VIEW & FEEDBACK OF QUEUE NETWORK, Dr. Naveen Kumar, Mamta, International Journal Of Advance Research In Science And Engineering http://www.ijarse.com IJARSE, Volume No. 10, Issue No. 03, March 2021 ISSN-2319-8354(E).
- 7. Peter A. Milder, Franz Franchetti, James C. Hoe, and Markus Puschel, "Discrete Fourier Transform Compiler: From Mathematical Representation to Efficient Hardware" Electrical and Computer Engineering Department Carnegie Mellon University.
- 8. Remya Ramachandran et al. / International Journal of Computer Science Engineering "SIMULATION OF RADIX-2 FAST FOURIER TRANSFORM USING XILINX ".
- 9. Kala S, Mathew J, Jose BR, Nalesh S (2018) Radix-43 based two dimensional fft architecture with efficient data reordering scheme. IET Compute Digital Tech 13(2):78–86.